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On-line Testing Field Programmable Analog Array Circuits 
Haibo Wang, Suchitra Kulkarni, and Spyros Tragoudas 
Department of Electrical and Computer Engineering 
Southem Illinois University Carbondale 
Carbondale, IL 62901 
Abstract 
Thispaperpresents,an eflcient methodology to on-line 
test field programmable analog array (FPAA) circuits. I t  
proposes ro partition the FPAA circuit under rest into sub 
circuits. Each sub circuit is tested by replicating the sub 
circuit with programmble resources on FPAAs, and com- 
paring the outputs of the the original partitioned sub cir- 
cuit and its replicaton. The advantages of this approach 
includes: low implementation cosr, enhanced resrabiliry, 
and flexible resting schedules. This paper also presents 
circuit techniques ro address stability problems which are 
often encountered in the proposed on-line resting approach. 
In addition, the impact of performing circuit panirion on 
testability is investigated in this work. I t  shows that testa- 
bility is generally improved in partitioned circuits. Fi- 
nally, experimental results are presented to demonstrare 
the feasibility and effectiveness of the proposed techniques. 
1 Introduction 
Field programmable analog arrays (FPAAs) are the 
counterparts of field programmable gate arrays (FPGAs) 
in analog domain. In the past few years, numerous ef- 
forts have been devoted to developing FPAA technolo- 
gies [l ,  2, 31. At present, quite a few commercial FPAA 
products [4, 5 ,  61 are already on the market. Such de- 
vices have been used to implement signal conditioning, 
filtering, data acquisition, closed-loop control, and other 
analog functions for a wide range of applications. Since 
many of these FPAA applications involve high reliabil- 
ity requirements, techniques to effectively test FPAA cir- 
cuits are becoming increasingly important, Very recently, 
several techniques for FPAA testing have been devel- 
oped [7, 8, 9, 101. Also, it bas been proposed to exploit 
the programmability of FPAAs in the implementation of 
fault-recovery systems for space applications [l I]. In this 
paper, we investigate techniques to perform on-line testing 
for FPAA circuits. The proposed methodology not only 
provides an on-line testing solution but also locates faulty 
circuit blocks. Therefore, this methodology is highly de- 
sirable in applications where FPAAs are used to imple- 
ment fault-recovery systems. 
Although various techniques have been developed 
for on-line testing digital systems, methods to perform 
analog on-line testing are still limited. Current ana- 
log on-line testing techniques can be mainly classified 
into redundancy-based and non-redundancy-based ap- 
proaches. The redundancy-based approach duplicates the 
entire or a portion of the circuit under test (:CUT), and 
compares the outputs of the original circuit and its repli- 
cation [12, 13, 141. The non-redundancy-basad approach 
relies on Built-In-Self-Test (BIST) circuits to measure cer- 
tain performance metrics of the CUT. This approach in- 
cludes concurrently monitoring current consumption [ 151, 
statistical properties [16], common mode signals at fully 
differential circuits [17, 181, and other types of circuit sig- 
nals [19, 20, 21, 22, 231. By taking advantage of spe- 
cial properties of circuits under test, the non-redundancy- 
based approach normally requires small hardware over- 
bead. However, this approach may not be able to achieve 
high fault coverage for certain types of circuits, and some- 
times involve testing circuits that are difficult to design. 
On the contrary, the redundancy-based approach usually 
requires significant hardware cost. But it is easy to im- 
plement and has the potential to achieve high fault cov- 
erage. More interestingly, this approach can he used to 
locate malfunctioning circuit blocks. 
To reduce hardware cost in the redundancy-based ap- 
proach, programmable Biquad modules have been used 
to perform on-line testing for filter circuits that consist of 
cascaded Biquad filters [12, 141. By exploiting the regu- 
larity of Biquad filters, a programmable Biquad module is 
periodically programmed to duplicate different Biquads of 
the filter circuits. In this paper, we present a methodology 
to use programmable analog circuits to perform on-line 
testing for general active linear circuits. The proposed ap- 
proach partitions the CUT into smaller circuit blocks than 
Biquad structures. This results in lower implementation 
cost and enhanced circuit testability. In addition, we de- 
veloped new techniques to address circuit stability prob- 
lems, which are often encountered when only a portion of 
the CUT is duplicated to perform redundancy-based on- 
line testing. Although a similar problem has also been 
addressed in [13], our solution is more cost-effective and 
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easy to implement. Finally, this paper investigates the im- 
pact of performing circuit partition on testability. Con- 
clusions drawn from this study provide useful guidance 
on efficiently implementing the proposed on-line testing 
methodology. 
The rest of the paper is organized as follows. Section 2 
introduces the preliminaries of this work. We first ex- 
plain FPAA technologies in Section 2.1. Then, the con- 
cept of the proposed FPAA on-line testing methodology 
is described in Section 2.2. The advantages and poten- 
tial applications of the proposed method are also discussed 
in this section. The developed circuit techniques are pre- 
sented in Section 3. Section 4 studies how testability is 
affected by performing circuit partition. Experimental re- 
sults are provided in Section 5, and the paper is concluded 
in Section 6. 
2 Preliminaries 
2.1 Field Programmable Analog Array Technolo- 
gies 
An FPAA device normally contains Configurable Ana- 
log Blocks (CABS), Interconnect networks, WO circuits, 
and on-chip memories. CABs consist of primitive analog 
components whose values and connections can be pro- 
grammed to implement simple analog functions. Pro- 
grammable interconnect networks route signals around 
CABs to realize more sophisticated analog functions. I/O 
circuits provide interface between FPAA internal circuits 
and outside systems. Finally, on-chip memories are used 
to store all configuration data (configuration bitstream) of 
the FPAA chip. 
ro- ,.)__: t o ,  I_ :As Ilr"Ftlr- 
Fgure 1. An FPAA structure 124). 
There are various circuit techniques to implement FPAA 
circuits [l]. Among them, switched-capacitor (SC) tech- 
nology is panicularly attractive in the design of FPAAs. 
This is mainly because SC circuits have high accuracy, are 
insensitive to parasitics, and can be easily programmed. 
As an example, Figure 1 shows an SC-based FF'AA ar- 
chitecture [24, 251 which was produced by Motorola. A 
modified version of this FPAA architecture is currently 
produced by Anadigm, Inc [4]. As shown in Figure 1, this 
architecture contains 20 CABs, arranged into a 4 x 5 ar- 
ray. Around the three sides of the CAB may,  there are 13 
WO circuits. Each CAB consists of an operational ampli- 
fier (OA), five programmable capacitor banks, and anum- 
ber of switches. The values of capacitor banks as well 
as the states of switches can be configured to implement 
different functions. Since SC circuits are discrete-time cir- 
cuits by nature, exact circuit analysis for SC-based FPAAs 
should be performed in Z domain. However, when sig- 
nal frequencies are significantly smaller than (e.g. smaller 
than one-tenth of) the clock frequencies of SC circuits, 
FF'AA circuits can he approximately treated as continuous- 
time circuits and, hence, their operations can be analyzed 
in S domain. With this approximation, a capacitor with its 
associated switches in the above CAB can be programmed 
into a capacitor, positive resistor, or negative resistor. The 
configurations for realizing these three types of compo- 
nents are described in Figure 2. When a resistor (both 
positive and negative) is configured, the absolute value of 
the resistance is given by: 
T R = -  
C 
where, T is the period of the clock in the FPAA circuit and 
C is the capacitor value. In the rest of the paper, we will 
treat all the circuits implemented on SC-based F'PAAs as 
continuons-time circuits. Also, we will use conventional 
resistor and capacitor symbols to represent circuits shown 
in Figure 2(b), (c), and (d). 
2.2 On-line testing FPAA circuits 
Many of the latest FPAA devices support partial dy- 
namic reconfignration; which allows parts of FPAA cir- 
cuits to be reconfigured on-the-fly without disturbing the 
operation of the rest of the circuit. Such devices provide 
an ideal platform to implement redundancy-based on-line 
testing circuits. Figure 3 shows how the proposed on-line 
testing method is applied to an analog circuit that consists 
of a gain stage and two filter circuits. To test the gain 
stage, a part of the testing module is configured to dupli- 
cate the gain stage. The duplication circuit has the same 
input as the original circuit. The outputs of the two circuits 
are compared by a comparator. If there are no faults in 
the original and testing circuits, the original circuit and its 
replication should have the same output value (or the dif- 
ference between the two outputs should be within a small 
tolerance range). However, if there are faulty components 
in either the original or the testing circuit, the outputs of 
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the two circuits will potentially exhibit large difference 
and, consequently, trigger the output of the comparator 
swinging away from its normal value to indicate the occur- 
rence of faults. In this work, we propose to partition FPAA 
circuits according to their implementation and each parti- 
tioned sub circuit only takes a single CAB. The primary 
reason for selecting this type of partition is to minimize 
hardware overhead of the testing module. By this parti- 
tion approach, the testing module needs only two CABS. 
One is for duplicating the sub circuit under test and the 
other CAB is used to implement the comparator. - 
vm G 
C"l"N8e 
on-line teSIin8 d v l e  I _~~...~~...~~_..~._..~....~~...~.~ 
Figure 3. On-line testing scheme for FPAA circuits 
To take advantage of dynamic reconfiguration, the on- 
line testing module can be programmed to duplicate and 
test different portions of the circuit at different time. By 
sharing the same testing module, we not only reduce hard- 
ware cost but also potentially save power consumption. In 
this approach, one important issue needs to be addressed 
is the problem caused by circuit initial conditions when 
connecting the testing module to different portions of the 
CUT on-the fly. For SC-based F'PAAs, if the operational 
amplifiers used in the FPAAs have large slew rate, the im- 
pact to the CUT caused by adding the testing module is 
negligible. However, the testing module does need certain 
settling time to solve the problem caused by circuit initial 
conditions. To address this issue, we can use some mech- 
anisms to ignore the comparator output during the settling 
time period of the testing module. 
This on-line testing mechanism also naturally locates 
faulty circuit blocks when it sequentially tests different 
blocks of the circuit. Once circuit faults are located, the 
faulty blocks can be replaced by other fault-free resources 
on FPAAs through partial reconfiguration. This will lead 
to analog circuits with self-repairing capability. Another 
dimension of freedom provided by this on-line testing 
method is the ability to apply different testing schedules to 
perform trade-offs between system reliability and power 
consumption. Use the circuit shown in Figure 3 as an ex- 
ample. On one testing schedule, we can repeatedly test all 
the three blocks of the circuit without leaving the testing 
module any idle time. This schedule achieves the maxi- 
mum reliability but. may consume significant power. On 
another testing schedule, we may test all the blocks once 
and then shut down the testing module for a certain pe- 
riod of time before we repeat the whole process again. 
This schedule sacrifices reliability but reduces power con- 
Paper 47.3 
1342 
sumption. With the help of simple digital circuits, such 
trade-offs can be easily performed with this on-line test- 
ing method. 
This on-line testing methodology is not only suitable 
for FPAA circuits, but also potentially applicable to con- 
ventional analog circuits. In such scenarios, a small pro- 
grammable circuit is used as the testing module to du- 
plicate different portions of conventional analog circuits. 
One technical challenge in such application; is how to 
overcome performance mismatches between conventional 
analog circuits, which are carefully optimized for specific 
functions, and the programmable module which has to be 
flexible enough to implement various analo:s functions. 
To address this problem, new comparison methodologies 
need to be developed. 
3 Proposed circuit technique for FPAA on- 
line testing 
In the implementation of the above testing method, we 
have to take circuit stability into consideration. This is be- 
cause circuit blocks duplicated by the testing module may 
have unstable transfer functions, which have non left-half- 
plane poles. Such circuit blocks are stable when they are 
embedded in the original circuit, due to global feedback in 
the original circuit. However, there are no feedback loops 
associated with the replication circuit as shown in Fig- 
ure 3. Thus, any disturbance or small mismatches between 
the original circuit and its replication will cause the output 
of the replication circuit oscillation or saturated, conse- 
quently invalidating the testing result. A similar problem 
has been addressed in literature [I31 for on-line testing SC 
ladder filters. The solution proposed in [13] is shown in 
Figure 4. A feedback path is added into the on-line testing 
Subeurul, UnOlrcr,, 4.. . I B h )  . . . . *+. 
,. .......~..._~ .~...._. 
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Figure 4. On-line testing cimuit proposed in (131. 
circuit. The feedback function A ( S )  is carefully selected 
such that all the poles of the close-loop circuit are located 
in the left-half side of the s-plane. Although this tech- 
nique can be applied in FPAA on-line testing circuits, it 
normally results in large on-line testing modules and con- 
sequently increases implementation cost. In this paper, we 
propose a more cost-effective alternative to address circuit 
stability problems. Our technique is explained using the 
following example. In Figure 5, the sub circuit under test 
(circuit in the top rectangle) has a pole located at the origin 
of the s-plane. Instead of simply replicating the original 
Authorized licensed use limited to: Southern Illinois University Carbondale. Downloaded on May 29, 2009 at 09:59 from IEEE Xplore.  Restrictions apply.
Figura 5. FPAA on-line testing cimuit 
circuit, we change the amplifier feedback component from 
a capacitor (C1 in the original circuit) to a resistive com- 
ponent RI in the replication circuit. On SC-based FF'AA 
circuits, RI can be implemented as shown in Figure 2(c). 
With that implementation, the amplifier feedback path in 
the replication circuit is broken during $2 clock phase (re- 
fer to Figure 2(c)). To address this problem, a small ca- 
pacitor C, is added into the amplifier feedback path. The 
value of C, is selected small enough such that its im- 
pact on the circuit transfer function is negligible. Since 
the sub circuit under test and its counterpart in the testing 
module are not exactly the same, conventional compara- 
tor circuits cannot be used to compare their outputs. In the 
proposed comparator circuit, voltage-mode inputs are first 
converted into current-mode signals. Such conversion is 
accomplished by using the same type of components that 
are used in amplifier feedback in the original circuit and 
its counterpart in the testing module. For example, in Fig- 
ure 5 capacitor C1 is used in the amplifier feedback path 
of the original circuit. In the comparator circuit, capacitor 
Cz converts the output of the original circuit into current 
signal II, whose value is given by: 
If Cl = C,, the above equation can be simplified as: 
Similarly, negative resistor Rz, whose implementation is 
shown in Figure 2(d), convertS the output of the replication 
circuit into current signal Iz. If JR1/ = JRzJ, then we 
The comparator output V, can be expressed as: 
V , ( S ) = ( I I ( S ) + ~ Z ( S ) ) . R ~  (5)  
Note that capacitor C, in the comparator circuit is another 
small capacitor for stabilizing the output of the amplifier 
when the resistive feedback path is broken. Its effect is 
neglected in the above analysis. If no faults occur in the 
circuit, I1 should equal -12. Therefore, the comparator 
output should be zero. On the contrary, if there are faults, 
11 will differ from -12 .  The comparator circuit will am- 
plify the current difference and its output will indicate the 
occurrence of faults. Although the above discussion is 
based on a simple circuit that contains only one ampli- 
fier, the proposed technique can be easily applied to com- 
plex circuits with multiple amplifiers if there are no global 
feedback loops in the sub circuit to be replicated. Global 
feedback loops stand for circuit loops that contain more 
than one operational amplifiers. Sub circuits with global 
feedback normally have stable transfer functions due to 
their feedback loops. Therefore, such circuits can be sim- 
ply duplicated. 
Note that the use of negative resistors dramatically sim- 
plifies the comparator circuit. However, negative resistors 
also bring certain inaccuracy into the testing results, es- 
pecially when signal frequency is high. A detail analysis 
of the error caused by negative resistors is given in [26]. 
Also, a desirable property for comparators (or checkers) 
used in analog testing is the capability to adjust their thresh- 
old voltages (or tolerance ranges) according to the magni- 
tude of circuit outputs [27, 281. By taking advantage of 
dynamic reconfiguration, such property can be obtained 
for FPAA comparators. Furthermore, for the purpose of 
identifying if faults occur at the CUT or the testing mod- 
ule, it is preferred to have testing circuits with self-testing 
capability 129, 171. To achieve this feature on FPAA test- 
ing circuits, a two-phase testing mechanism can be imple- 
mented. In the first phase, the testing module is configured 
to test itself. Then, during the second phase the testing 
module is connected to test the CUT. 
4 Impact of circuit partition on testability 
In the proposed on-line testing approach, FPAA cir- 
cuits need to be partitioned into sub circuits. This section 
investigates how circuit testability is affected by perform- 
ing circuit partition. In this discussion, we focus on de- 
tecting parametric faults since catastrophic faults are rel- 
atively easy to be detected. Also, our analysis concen- 
trates on single-fault scenarios. Conclusions drawn from 
this discussion can be applied to multi-fault scenarios in 
most practical cases. In the following discussion, we first 
derive a formula to estimate circuit testability. Then, we 
conduct our investigation targeting analog circuits without 
and with global feedback. 
Assume a partitioned sub circuit has the following trans- 
fer function: 
V&) = E H & )  ' K(s) (6) 
i 
We use VJs) to denote the output of the sub circuit. K(s) 
represents the ith input of the circuit. With the assump- 
tion that all the circuits under consideration are linear cir- 
cuits, we use H+(s) to represent the transfer function from 
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the ith input to the output of the circuit. In addition, we 
use V/(s) andHF(s) to denote the counterpartsof Vo(s) 
and H<(s )  in the replication circuit. To construct a single 
parametric fault scenario, we assume that the value of a 
component is changed by a%. As a result, there will be a 
difference, denoted as:AV(s), between V,(s) and Vf(s). 
We use AV(s)/Vo(s), instead of AV(s), as the figure of 
merit to measure the testability of the circuit. This is ex- 
plained as follows. For a given AV(s) value, if V,(s) is 
large, a small percentage variation on V,(s), which is due 
to normal component mismatches or other environmental 
factors, may be large e'nougb to conceal AV(s). However, 
for the same AV(s) value, if V,(s) is small, the same per- 
centage variation on Vo(s) may not mask AV(s). Thus, it 
is difficult to detect a small voltage difference caused by 
a parametric fault when the normal output of the circuit is 
large. 
The value of AV(s)/V,(s) can be calculated as: 
AH,(s) is the variation on H;(s) due to the parametric 
fault. In the first order approximation, AHi(s) can be es- 
timated by: 
where, X is the variable representing the value of the com- 
ponent in which the parametric fault occurs. Substituting 
Equation 6 and 8 into Equation 7, we have: 
(9) 
If the sub circuit under test has a single input and a single 
output (SISO), the term in the bracket of the above equa- 
tion becomes the logarithmic sensitivity [30] of the analog 
function implemented on the sub circuit. Thus, Equation 9 
implies that for SISO circuits the testability of a paramet- 
ric fault on component X is proportional to the sensitivity 
of the network function with regard to component X .  This 
conclusion is obviously true for single-input analog func- 
tions. In the above analysis, we assume the sub circuit 
under test is directly duplicated and voltage-mode signals 
are monitored by a comparator. If the sub circuit under 
test is not a stable circuit, circuit techniques described in 
Section 3 will be used and, consequently, current-mode 
signals will be monitored. For these scenarios, similar 
conclusions can be obtained. 
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Figure 6. Simplified model for analog circuib without 
feedback oaths. 
For analog circuits without global feedback, we can use 
the simplified model shown in Figure 6 to study the im- 
pact of circuit partition on testability. Although the model 
contains only two blocks and has two inputs, the analy- 
sis result obtained from this model illustrates, the general 
principles that are also true for more complex 'circuits. As- 
sume the value of component X is changed by a% due to 
a parametric fault in the first sub circuit, which has a trans- 
fer function H I  (s). If we duplicate the entire circuit in the 
testing module and compare V,(s) with the output of the 
replication circuit, the testability measured by ",(~) 
be calculated using Quation 9. 
However, if we perform circuit partition in the testing pro- 
cess, then only sub circuit H I  (s) is duplicated in the first 
testing phase. In this case, the testability is measured by: 
Comparing Equation 10 and 11, we conclude that circuit 
partition degrades testability only if the magnitude of H3 (s). 
H I  (s) .VI ( s )+Hz(s)  .Vz(s) is smaller than that of H s ( s ) .  
H l ( s )  . V,(s). In other cases, performing circuit parti- 
tion always increases testability. In the process to generate 
circuit partitions, transfer functions of analog circuits are 
available. If the properties (frequencies and phase) of in- 
put signals are predictable, the above analysis method can 
be used to estimate the testability for each circuit parti- 
tion. By doing this, partitions that severely degrade circuit 
testability can be avoided. 
For analog circuits with global' feedback, deriving 
closed-form expressions for estimating testability will in- 
volve extremely complicated equations, making such ap- 
proach unattractive in practice. Fortunately, most feed- 
back paths in linear analog circuits are negative feedback 
paths, which make circuits more stable and less sensitive 
to component mismatches. Partitioning such circuits will 
frequently break the negative feedback loops in replica- 
tion circuits. As a result, performing circnit partition as 
required by the proposed testing methodology will very 
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likely improve the circuit testability. This is illustrated in 
the following example. Figure 7(a) shows an SC low-pass 
Biquad filter. Its corner frequency f,, and quality factor Q 
are given by: 
1 
f0=,ii%c1 
R3 Q = -  
R2 
Note that all the resistive components are actually imple- 
mented using capacitors and switches as shown in Fig- 
ure 2. Due to the availability of negative resistors, this Bi- 
quad circuit needs only two, instead of three, operational 
amplifiers. To make fo = 20KHz and Q = 1, we arbi- 
trarily select a set of component assignments as follows: 
(the corresponding capacitors are 20pf with SC clock fre- 
quency fclc = 1hlHz). 
GI = Cz = 159pf and RI = RZ = R3 = Rq = 50KQ 
" 
(bl Clnv i l  p m m n  I hlcucutipanim" 2 
Figure 7. An SC low-pas Biquad filter circuit and Its 
partition 
There are two approaches to test this filter circuit. In 
the first approach, the Biquad circuit is partitioned into 
two sub circuits which are shown in Figure 7(h) and (c). 
In each testing phase, only one sub circuit is duplicated 
and tested. In the second approach, the whole filter circuit 
is replicated. To investigate the testability in these two 
approaches, circuit simulation was conducted to compare 
the proposed figure of merit for testability. In each round 
of circuit simulation, we injected one parametric fault: re- 
ducing the value of the selected component by 20%. The 
input signal used in simulation is a sine wave with offset 
voltage 2SV, frequency IOKHz, and magnitude 1.2SV. Al- 
though we performed fault simulation for all the six com- 
ponents, due to space consideration Figure 8 shows only 
the simulation results for the cases that parametric faults 
occur in components Rs. CI, and C,. For each case, both 
the voltage difference A V  (or current difference A I )  and 
the figure of merit for testability, AV/V (or A I / l ) ,  are 
plotted. The testability during the whole simulation pe- 
riod is indicated by the peak absolute value, PAV, of the 
AVjV (or AI/I)  curve. The larger the PAV is, the easier 
is the detection of the parametric fault. Figure 8(a) and (h) 
compare simulated results for the above two testing ap- 
proaches when the parametric fault occurs in component 
R3. In particular, the left plot shows the voltage difference 
AV. The curve with a label corresponds to the A V  when 
circuit partition is performed. From Figure S(b) which 
plots AVjV, we can see the partitioned approach enjoys 
a higher PAV of AV/V (0.25 for the partitioned approach 
versus 0.15 for the un-partitioned approach). The sub cir- 
cuit shown in Figure 7(b) is not a stable circuit by itself. 
Thus, the technique proposed in Figure 5 has to be used in 
the partitioned approach. Instead of comparing voltage- 
mode signals, current-mode signals are monitored when 
the sub circuit shown in Figure 7(b) is being tested. For the 
case that a parametric fault occurs in C1, the simulated A I  
in the partitioned approach and AV in the un-partitioned 
approach are shown in Figure 8(c). The top curve is AV, 
ranging from -200mV to 100mV. The bottom curve repre- 
sents A I ,  which is within a range from -4uA to 3uA. To 
compare testability, the corresponding A l l 1  and AVlV 
are plotted in Figure 8(d). The curve at the bottom repre- 
sents AIjI  (it is negative during the entire simulation pe- 
riod). A l l 1  has a larger PAV (0.25) comparing to AV,W, 
whose PAV is around 0.1. Our simulation results showed 
partitioning the filter circuit improves the testability for 
parametiic faults on all passive components except Cz. 
The simulated A V  and AV/V curves, corresponding to 
the case that the parametric fault takes place on Cz, are 
plotted in Figure 8(e) and (0, respectively. It shows the 
PAV (0.07) of AV/V in the partitioned approach is almost 
the same as that in the un-partitioned approach. 
5 Experimental Results 
The proposed on-line testing techniques have been 
demonstrated on a Motorola FPAA chip [25, 241'. One of 
the circuits that we tested is the low-pass Biquad filter cir- 
cuit shown in Figure 7(a). In our experiment, we used the 
same component assignments as the simulation setup. The 
filter input was also a sine wave with frequency IOKHz, 
magnitude 1.25V. and offset voltage 2.5. We partitioned 
the circuit as shown in Figure 7(h) and (c). When test- 
ing the sub circuit in Figure 7(b), the comparator shown 
in Figure 5 was used. Meanwhile, a subtractor amplifier 
circuit [25], which can be implemented by a single CAB, 
was used as the comparator to test the sub circuit in Fig- 
ure 7(c). In the experiment, if the peak-to-peak value of 
the comparator output exceeds IV, the fault is detected. 
Otherwise, the testing circuit fails to detect the fault. Also, 
only one fault was injected (by programming the capacitor 
to an incorrect value) in each experiment. Figure 9 shows 
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(e) AV with faulty C, (0 AV/V, with faulty C2 
Flgure 8. lastability comparison for circuits with and without partiiion. 
the captured comparator output when the value of RI is 
decreased by 10% due to a parametric fault. The com- 
parator output is the top curve in the oscilloscope screen. 
It has a peak-to-peak value of 1.38V The bottom curve 
is the filter output when the fault occurs. Since this para- 
metric fault slightly changes the filter comer frequency, 
the input signal is still passed to the filter output without 
significant attenuation. 
parametric faults for the filter circuit are summarized in 
Table 1. The second column of the table lists the capac- 
With the above experiment setup, the smallest detectable 
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itor and resistor values in the fault-free filter circuit. The 
third column gives the actual capacitor values (in terms of 
unit capacitance on the FPAA chip) that are used to im- 
plement the corresponding component values listed in the 
second column. The fourth column documznts the small- 
est detectable faults in the scenarios that capacitor values 
increase due to the existence of faults. Such type of faults 
are referred to as value-increase faults. The smallest de- 
tectable faults are described in terms of the percentages of 
capacitance variation due to the faults. For example, Ta- 
ble l shows the smallest detectable value-increase fault for 
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Figure 9. Captured comparator output. 
In addition to Biquad filters, we also successfully tested 
other types of circuits. Table 2 lists our experimental re- 
sults on testing a low-pass leapfrog filter circuit 1301. The 
schematic of the filter is given in Figure 10. It imple- 
ments a third-orderchebyshev filter whose pass-band is at 
1OKHz. The filter input during our testing operation was a 
5 m z  sine wave signal with the peak-to-peak magnitude 
of 1.25V. In this FPAA circuit, programmable capacitors 
are either programmed to the largest feasible capacitance 
value (255) or configured close to the smallest capacitor 
value (1). This fact poses constraints on the selection 
of comparator component values, and consequently limits 
the optimization space in comparator design. This mainly 
explains why the smallest detectable parametric faults for 
many components are larger than that in the previous Bi- 
quad circuit. In addition, other factors, such as compo- 
nent sensitivities and circuit non-ideal effects, may also 
contribute to the degraded testability in the leapfrog cir- 
cuit. How to minimize the effect of such factors will be 
I "" I * 
Figure 10. A low-pass leapfrog filter. 
Table 2. Smallest detectable parametric faults in the 
low-pass leapfrog filter circuit. 
* GI and C3 were programmed Io the maximum feasible capecitor 
value. Therefore, we could not increase these capacitor values in our 
expenmenr ID find detectable value-increa-e faults for C1 and C3 
In our experiments, example circuits are relatively low 
frequency circuits. This is mainly due to the performance 
limitation of the FPAA device. For high frequency ap- 
plications, circuit will be more vulnerable to parasitic ef- 
fects. However, with careful circuit design, this FPAA 
on-line testing method should be able extend to high fre- 
quency domain. Although example circuits presented here 
are relatively small, the method should work with large 
circuits since we always partition circuits under test into 
sub circuits that occupy single CABS. The size of the cir- 
cuits should not affecr the validity of the testing method. 
This work primarily focuses on linear circuits. In future, 
we will extend this method to nonlinear circuits. Conse- 
quently, we will conduct experiments with nonlinear cir- 
cuits, such as ADC or DAC circuits. A limitation in our 
experiment is the selection of input signals. We always 
use sine waves when conducting circuit testing. In practi- 
cal cases, circuit inputs can be arbiuruy signals, and prop- 
erties of input signals potentially affect the testing results. 
This raises an interesting question for this testing method 
what is  the confidence level of the testing result for  a given 
statistical characteristics of the input signals?. As the fu- 
ture work of this study, we will conduct experiments with 
different types of input signals and investigate the confi- 
dence level of the testing results from theoretical aspects. 
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6 Concluding Remarks 
In this work, we presented a methodology to on-line 
test field programmable analog array circuits. Also, we 
developed circuit techniques to address stability problems 
that are often encountered in the proposed testing method. 
Circuit analysis and simulation have been conducted to 
investigate how circuit testability is affected by perform- 
ing circuit partition as required in the proposed method. 
A closed-form formula is developed to estimate testabil- 
ity for analog circuits without global feedback. Addition- 
ally, our simulation results indicate that partitioning ana- 
log circuits with negative feedback normally increases cir- 
cuit testability. Finally, we presented experimental results 
to demonstrate the feasibility of the developed techniques. 
The proposed on-line testing method has many advan- 
tages and can be us+ in various applications. Because 
of the use of programmable testing circuits and perform- 
ing circuit partition, this approach enjoys low implemen- 
tation cost, enhanced circuit testability, and flexible test- 
ing schedules which can be exploited to fit different reli- 
ability and power consumption constraints. Since fault- 
diagnosis capability comes quite naturally to this on-line 
testing method, the proposed testing approach can also be 
used to locate faulty circuit blocks on FPAA Circuits. Af- 
ter faulty blocks are identified, FPAA circuits can be re- 
configured to replace faulty circuits. This leads to analog 
circuits with fault-recovery capability. Another promis- 
ing application of the developed techniques is to integrate 
a programmable testing module with conventional analog 
ICs. By following similar procedures, the programmable 
module can be configured to test different portions of the 
conventional analog circuits. 
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